



Doc. # MAR-42-072694

© 1994 SEGA. All Rights Reserved.

## 32X Technical Information Attachment 1

## **Details of 32X Technical Information 6**

When using the 32X, and the RV bit of A15106H addess is "1", the normal operation of the Mega Drive can be affected after reset is applied. To correct this, the hardware has been changed so that the 32X system is reset by the watch-dog-timer output when VRES interrupt occurs on the SH2 (Master) side, and the RV bit is checked and is "1".

With respect to each application, the determination must be made whether or not the SH2 resets the system by checking the RV bit in the process within the VRES interrupt. On the MD side, the initial program operates if the system is reset, but because the MD side I/O isn't reset, the initial program moves onto application execution without executing the adapter usage procedure and determines whether or not the adapter usage procedure is performed; if the procedure hasn't been performed, it then must be performed.

Apart from the above procedure, it must be determined whether all processes at the start time are performed as a corrective measure when reset is applied repeatedly. With regard to applications that don't change the RV bit, the above operation is not required.

The above corrective measure will go into effect from the Ver. 2.1 (new board scheduled for release after Sept. 1994) development board. This problem cannot be avoided for development boards prior to Ver. 2.1 even if corrective action is taken by software.

The corrective measure with respect to the actual program is shown below. (From the sample program).

## 68000 Side Corrective Program Sample

Vector / Mega Drive ID / Mars Initial Program
. include source¥header.prg ; Mega Drive & Mars Header
. include source¥icd\_mars.prg ; Sega indicated Initial Program & Security

bcs \_\_error0 ; if cs = 1 then ID error

; or Self check error

move.I #0, initflug ; clear initial flag
btst #15, d0
bne.b VresStart ; Reset with VRES Button?

bra ...init

VresStart:			
	lea	marsreg, a5	
	btst.b	#ADEN, adapter (a5)	
	bne	AdapterEnable	; has 32X gone into effect?
*	SUPER 32	2X Usage Procedure	
	move.	#0, comm8 (a5)	
	lea	?10, a0	; copy from ROM to WRAM
	lea	\$ff0000, al	
	move.l	(a0)+, (a1)+	
	move.f	(a0)+, (a1)+	
	move.l	(a0)+, (a1)+	
	move.l	(a0)+, (a1)+	
	move.i	(a0)+, (a1)+	
	move.l	(a0)+, (a1)+	
	move.l	(a0)+, (a1)+	
	lea	\$ff0000, a0	
	jmp	(a0)	; jump workram
?10:			
	move.b	#1, adapter (a5)	; SUPER 32X Mode
			; SH2 reset - wait 10ms -
	lea	Restarticd, a0	
	adda.l	#marsipl, a0	
	jmp	(a0)	; jump ROM (+\$880000)
Restarticd:			
	lea	\$a10000, a5	
	move.l	#-64, a4	
	move.w	#3900, d7	: 8
	lea	marsipl+\$6e4, a1	
	jmp	(a1)	; jump icd_mars.prg ?res_wai
AdapterEnable:			
	lea	marsreg, a5	
	btst.b	#RES, adapter (a5)	
	bne	_hotstart	; SH2 reset canceled?
	bra.b	Restarticd	; If not canceled reset once as
		100 A	; operate icd_mars.prg
*	rogram		······································
<ul> <li>Main F</li> </ul>	•		
* Main F			
*			
Main P	lea	marsreg, a5	

cmp.l bne.b

#'M\_OK', comm0 (a5)

; SH2 Master OK ?

?w1:

cmp.l

#'S\_OK' , comm4 (a5) ?w1

; SH2 Slave OK ?

bne.b

moveq move. #0, d0 d0, comm0 (a5)

; SH2 Start ; Master



```
move.
                               d0, comm4 (a5)
                                                         ; Slave
                  move.
                               #"INIT", initflug
 hotstart:
                               #"INIT", initflug
                  cmp.l
                                                         ; Has initial process ended ?
                  bne.b
                               _init
                  move.i
                               $880000, a7
                  bsr
                               Systnit
                                                         ; Mega Drive Init
         ?start:
                  move.w
                               #$2000, sr
                               #$8164, reg_1 (a6)
                  move.w
                                                         ; Display On
                  move.w
                               #$8164, _vdpreg
                                                         ; V Interrupt Enable
SH2 (Master) Side Corrective Program Sample
         SH2 (Master) Vector
vector:
         .data.l
                          start
                                                         ; Power On Reset PC
_stack:
         .data.l
                          M_STACK,
                                                          Power On Reset SP
                          start,
                                                           Manual Reset PC
                          M_STACK
                                                           Manual Reset SP
         .data.l
                          error0,
                                                           General invalid command
                          h'000000000,
                                                           System reserve
                          error0,
                                                          Slot invalid command
                          h'20100400,
                                                          System reserve (ICE Vector)
                          h'20100420,
                                                          System reserve (ICE Vector)
                          error0,
                                                          CPU address error
                          error0.
                                                          DMA address error
                          error0,
                                                          NMI
                          error0
                                                          User break
        .datab.l
                          19, h'00000000
                                                          System reserve
        .datab.l
                          32, error0
                                                         ; Trap command (User vector)
        .data.l
                          m_int,
                                                          Interrupt 1
                          m_int,
                                                          Interrupt 2, 3
                          m_int,
                                                          Interrupt 4, 5
                          m_int,
                                                          Interrupt 6, 7
                          m_int,
                                                          Interrupt 8, 9
                          m_int,
                                                          Interrupt 10, 11
                          m_int,
                                                          Interrupt 12, 13
                          m_int
                                                          Interrupt 14, 15
        Program Start
start:
                 mov.l
                              #_sysreg, r14
                 Idc
                              r14, gbr
                 mov.l
                              #_FRT, r1
                                                        ; Set Free Run Timer
                              #h'00, r0
                 mov
```

```
mov.b
             r0, @ (_TIER, r1)
                                        ; for Correcting Interrupt
mov
             #h'e2, r0
mov.b
             r0, @ (_T0CR, r1)
mov
             #h'00, r0
mov.b
             ro, @ (_ocr_H, ri)
mov
             #h 01, r0
mov.b
             r0, @ (_0CR_L, r1)
mov
             #0, r0
mov.b
              r0, @ (_TCR, r1)
mov
             #1 rQ
mov.b
             r0, @ (_TCSR, r1)
mov
             #h' 00, r0
mov.b
             10, @ (_FRC_L, r1)
mov.b
             r0, @ (_FRC_H, r1)
             #h'_f2, r0
mov
                                         for Correcting VRES
mov.b
             r0,@ (_T0CR, r1)
mov
             #h 00, r0
mov.b
             r0, @ (_0CR_H, r1)
mov
             #h 01, r0
mov.b
             r0, @ (_0CR_L, r1)
mov
             #h e2, r0
mov.b
             r0, @ (_T0CR, r1)
mov.!
             @ (comm0, gbr), r0
                                         Combine Mega Drive
                                         and timing
             #0, r0
cmp/eq
bf
             wait_md
mov.i
             #"SLAV",r1
             @ (comm8, gbr), r0
mov.i
                                         Combine SH2 Slave
                                         and timing
cmp/eq
             r1, r0
bf
             wait_slave
mov.l
             #_SERIAL, r1
mov
             #b' 10000000, ro
mov.b
             r0, @r1
                                       ; Serial Mode Register
mov
             #74, r0
mov.b
             r0, @ (1, r1)
                                       Bit Rate Register
             #b' 000000000, #Q
mov
mov.b
             r0, @ (2, r1)
                                         Serial Control Register
mov.l
             #4•74, r0
nop
đt
             т0
bf
             w_serial
mov
             #b' 00100000, r0
mov.b
             r0, @ (2, r1)
                                         Serial Control Register (start)
mov
             #0, r0
mov.b
             r0, @ (4, r1)
             #h' 20, r0
mov
idc
             rû, sr
                                       ; SH2 Interrupt Enable
```



wait\_md:

wait\_slave:

w\_serial:

\_hotstart:

```
Interrupt Control
m_int:
                   push
                           0, 1
                   sts.
                           pr, @ - r15
                   stc
                           sr, ro
                   shir2
                           LO
                           #h' 3c, r0
                   and
                           #inttable, rl
                   mov.l
                   add
                           r1, r0
                   mov.i
                           @r0, r1
                   jsr
                            @r1
                   nop
                           @r15+, pr
                   ids.l
                   pop
                           0, 1
                   rte
                   nop
                   .align
inttable:
                                                              ; Illegal Interrupt
          .data.l
                             noret,
                            noret,
                                                               Level 1
                            noret,
                                                              Level 2
                            noret,
                                                               Level 3
                            noret,
                                                               Level 4
                            noret,
                                                               Level 5
                            pwmint,
                                                               Level 6
                            pwmint,
                                                               Level 7
                            cmdint,
                                                               Level 8
                            cmdint,
                                                               Level 9
                            hint,
                                                               Level 10
                            hint,
                                                               Level 11
                            vint,
                                                               Level 12
                            vint,
                                                               Level 13
                            vresint,
                                                               Level 14
                            vresint,
                                                               Level 15
noret:
                   rts
                  nop
         VRES Interrupt
vresint:
                  mov.
                                 #_sysreg, r0
                  ldc
                                 r0, gbr
                  mov.w
                                 r0, @ (vresintclr, gbr)
                                                             ; V Interrupt Clear
                  mov.b
                                 @ (dreactl, gbr), r0
                                                             ; VRES corrective action
                  tst
                                #RV, r0
                  bf
                                mars_reset
```

```
#M_STACK - 8, r15
                mov.l
                                                      ; Stack change
                             #_hotstart, r0
                mov.l
                             r0, @r15
                mov
                                                      ; PC change
                             #h f0, r0
                mov.w
                             r0, @ (4, r15)
                                                      ; SR mask
                mov
                             #_DMAOPERATION, r1
                mov.l
                             #0, r0
                mov
                             r0, @r1
                mov.
                                                      ; DMA Off
                mov.l
                             #_DMACHANNELO, r1
                             #0, r0
                mov
                             r0, @r1
                mov.
                             #b'0100010011100000, r1
                mov.l
                             r0, @r1
                mov.l
                                                      ; Channel Control
                rte
                nop
mars_reset
                             #_FRT, r1
                mov.i
                                                        System Reset
                mov.b
                             @ (_TOCR, r1), r0
                             #h' 01, r0
                or
                mov.b
                             r0, @ (_TOCR, r1)
vresloop:
                bra
                             vresloop
Corrective Program Sample of SH2 (Slave) Side
        Interrupt Control
s_int:
                push
                            0, 1
                sts.l
                            pr, @-r15
                stc
                            sr, r0
                shir2
                             rQ:
                and
                             #h' 3c, r0
                mov.
                            #inttable, r1
                add
                            r1, r0
                mov.l
                             @r0, r1
                jsr
                             @r1
                nop
                lds.l
                             @r15+ pr
                pop
                            0, 1
                rte
                .align
```



```
inttable:
          .data.i
                           noret,
                                                           ; Illegal Interrupt
                           noret,
                                                            Level 1
                           noret,
                                                            Level 2
                           noret,
                                                            Level 3
                           noret,
                                                            Level 4
                           noret,
                                                            Level 5
                           pwmint,
                                                            Level 6
                           pwmint,
                                                            Level 7
                           cmdint,
                                                            Level 8
                           cmdint,
                                                            Level 9
                           hint,
                                                            Level 10
                           hint,
                                                            Level 11
                           vint,
                                                            Level 12
                           vint,
                                                            Level 13
                           vresint,
                                                            Level 14
                           vresint
                                                          ; Level 15
noret:
                  rts
                  nop
         VRES Interrupt
vresint:
                  mov.l
                               #_sysreg, r0
                  idc
                               r0, gbr
                  move.w
                               r0, @ (vresintclr, gbr)
                                                            V Interrupt Clear
                  mov.b
                               @ (dreactl, gbr), r0
                                                           VRES corrective action
                               #RV, r0
                  tst
                  bf
                               vresloop
                  mov.l
                               #S_STACK-8, r15
                                                            Stack change
                  mov.
                               #_hotstart, r0
                                                          ; PC change
                  mov
                               r0, @r15
                               #h f0, r0
                  mov.w
                               r0, @ (4, r15)
                  mov
                                                          ; SR mask
                               #_DMAOPERATION, r1
                  mov.l
                  mov
                               #0, r0
                               10, @ r1
                  mov.
                                                           DMA Off
                               #_DMACHANNELO, r1
                  mov.
                  mov
                               #0, r0
                  mov.l
                               r0, @ r1
                  mov.
                               #b' 0100010011100000, r1
                  mov.l
                               r0, @r1
                                                          ; Channel Control
                  rte
                  nop
vresloop:
                 bra
                               vresioop
```